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Abstract—The LHC upgrade is planned to enhance the instan-
taneous luminosity during Run 3 from 2021 through 2023. The
Phase-I upgrade of the trigger readout electronics for the ATLAS
Liquid Argon (LAr) Calorimeters will be installed during the
second long shutdown of LHC in 2019-2020. In this upgrade, the
so-called super cells are introduced to provide higher granularity,
higher resolution and longitudinal shower shape information
from the LAr calorimeters to the level-1 trigger processors. A
new LAr Trigger Digitizer Board (LTDB) will manipulate and
digitize 320 channels of super cell signals, and transmit it via
40 fiber optical links to the back end where data are further
processed and transmitted to the trigger processors. Five pairs
of bidirectional GBT links are used for slow control from the
Front-end LInks eXchange (FELIX) in the ATLAS TDAQ system.
LTDB also outputs 64 summed analog signals to the current
Tower Builder Board via the new baseplane. A test system is
developed to test all functions of the LTDB and carry out the
performance measurement. A back end PCIe card is designed
which has the circuit to interface to the ATLAS trigger, time
and control system. It can control the generation of injection
signals to the LTDB for performance test. It also configures and
calibrate all ASICs on the LTDB.
I. INTRODUCTION
ATLAS Liquid Argon (LAr) calorimeter consists of the
electromagnetic barrel, the electromagnetic end-cap, the
hadronic end-cap and the forward calorimeter[1][2]. The posi-
tion of these calorimeters are shown in the Figure 1. In current
LAr trigger readout, for each area of size ∆η×∆φ = 0.1×0.1,
the Layer Sum Board (LSB), as mezzanines on the front-end
board will sum and get the energy deposition across each of
the four longitudinal layers in the calorimeter. As depicted in
Figure 2, the so called Tower Builder Board will further sum
these four energies together, and form a trigger tower with the
granularity of 0.1× 0.1.
The second long shutdown of LHC is scheduled in 2019-
2020. For LAr calorimeters of the ATLAS detector, the Phase-
I upgrade of the trigger readout electronics will be installed.
The objective of this upgrade is to provide higher granularity,
higher resolution and longitudinal shower information[3]. As
shown in the Figure 2, after the upgrade, the level-1 trigger
granularity will be improved. One current trigger tower will
has 10 so called super cells. The information from each layer
Fig. 1: ATLAS Liquid Argon calorimeter
is retained, and the granularity can be fine up to ∆η ×∆φ =
0.025 × 0.1. There will be about 34000 super cells in total.
All of them will be sampled at every LHC bunch-crossing at
a frequency of 40 MHz.
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Table 1. Comparison of the current Trigger Tower granularity vs. the proposed Super Cell granularity in the
LAr EM barrel calorimeter, in terms of both elementary cells and ∆η and ∆φ. The number of elementary cells
grouped for the trigger readout in η and φ are indicated by nη and nφ, respectively.
Elementary Cell Trigger Tower Super Cell
Layer ∆η×∆φ nη×nφ ∆η×∆φ nη×nφ ∆η×∆φ
0 Presampler 0.025 × 0.1 4 × 1
0.1 × 0.1
4 × 1 0.1 × 0.1
1 Front 0.003125 × 0.1 32 × 1 8 × 1 0.025 × 0.1
2 Middle 0.025 × 0.025 4 × 4 1 × 4 0.025 × 0.1
3 Back 0. 5 × 0.025 2 × 4 2 × 4 0.1 × 0.1
Front
SC_layer=1
SC_region=0
SC_eta=0...55 [ =0.025]
SC_region=1
SC_eta=56..58 [ =0.025]
SC_phi=0...63 [ =0.1]
Back
SC_layer=3
SC_region=0
SC_eta=0...12 [ =0.1]
SC_eta=13 [ ~0.05]
SC_phi=0...63 [ =0.1]
60 cells per Trigger Tower; all layers summed  
EM layer 0
Presampler: 4x1
 x =0.025x0.1)
EM layer 1
Front: 32x1
 x =0.003125x0.1)
EM layer 2
Middle: 4x4
 x =0.025x0.025)
EM layer 3
Back: 2x4
x =0.05x0.025)
LAr EM Barrel 
Presampler
SC_layer=0
SC_region=0
SC_eta=0...13 [ =0.1]
SC_region=1
SC_eta=14(15) [ ~0.1(0.12)]
SC_phi=0...63 [ =0.1]
Phase-I Upgrade 
Level-1 Trigger Granularity (Super Cells)
EM layer 0
Presampler: 4x1
 x =0.025x0.1)
EM layer 1
Front: 8x1
 x =0.003125x0.1)
EM layer 2
Middle: 1x4
 x =0.025x0.025)
EM layer 3
Back: 2x4
 x =0.05x0.025)
Middle
SC_layer=2
SC_region=0
SC_eta=0...55 [ =0.025]
SC_region=1
SC_eta=56 [ c0.075]
SC_phi=0...63 [ =0.1]

Level-1 Trigger Granularity (Trigger Towers)
10 Super Cells per Trigger Tower
Existing System
Figure 3. Geomet ical representation in η,φ space of an EM Trigger Tower in the current system, where
the transverse energy in all four layers are summed (left) and of the Super Cells proposed for the Phase-I
upgrade, where the transverse energy in each layer is retained in addition to the finer granularity in the front
and middle layers (right). Each square represents an area of size ∆η×∆φ = 0.1×0.1.
end and back-end electronics is described in detail in Sec. 4 and 5 respectively.
To provide high-granularity and high-precision information to upgraded trigger processors called
Feature EXtractors (FEXs) [4], new LAr Trigger Digitizer Boards (LTDB) are installed in the available
spare slots of the Front-End crates. The upgrade of the layer sum boards and of the baseplanes
allows the LTDBs to digitize information with granularity up to ∆η×∆φ = 0.025×0.1 in the front and
middle layers of the EM calorimeters. The LTDB also recreates the 0.1×0.1 analog sums and feeds
them back to the Tower Builder Board (TBB) to maintain the “legacy” system as fully operational.
The digitized signals are processed remotely by the LAr Digital Processing System (LDPS) modules,
which convert the samples to calibrated energies in real-time and interface to the FEX processors.
4 Chapter 1: Overview of the Phase-I LAr upgrade project
Fig. 2: G om trical representation in η,φ spac of an lec-
tromagnetic trigger tower in the current system, where the
transverse energy in all four layers are summed (left) and of
the super-cells for the Phase-I upgrade, where the transverse
energy in each layer is retained in addition to the finer
granularity in the front and m ddle layers (right). Each big
square here represents an area of size ∆η×∆φ = 0.1×0.1.[3]
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As the LHC luminosity increases above the LHC design
value, the improved calorimeter trigger electronics will allow
ATLAS to deploy more sophisticated algorithms, enhancing
the ability to measure the properties of the newly discovered
Higgs boson and the potential for discovering physics beyond
the standard model.
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Figure 4. Schematic block diagram of the Phase-I upgrade LAr trigger readout architecture. The new components are indicated by the red outlines and arrows.
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Fig. 3: Schematic block diagram of the upgraded LAr trigger
readout architecture: with new components indicated by the
red outlines and arrows.
As shown in the architecture of the Figure 3, LSBs need to
be upgraded to output the super cell signals. The new LAr
Trigger Digitizer Boards (LTDB) will process and digitize the
super cell signals, and send the processed data to the back-
end electronics LAr Digital Processing System (LDPS), where
data are then transmitted to the trigger processors. Each LTDB
will be able to process up to 320 super cell signals, which will
be digitized by 80 of 12-bit quad-channel NEVIS ADCs[4] on
the LTDB. Twenty serializer ASICs LOCx2 will receive the
ADC data, and output 40 of 5.12 Gb/s data via fiber optical
links to the LDPS[5]. The LDPS will convert the samples
to calibrated energies in real-time and interface to the FEX
processors. With a total of 124 LTDB boards in the system,
the total rate to the back end electronics is approximately 25
Tbps. The LTDB will also output 64 summed signals to the
tower builder board, each of the signal is sum of 4 input in
the same middle or front layer.
The control and monitoring of LTDB is realized via 5 GBT
links connected with the Front-End LInks eXchange (FELIX)
in ATLAS TDAQ system[6][7]. FELIX will distribute the TTC
(Time, Trigger and Control) clock and BCR (Bunch Counter
Reset) signal via down-links to the LTDB. Besides TTC
information, FELIX will also control GBTx and all ASICs
via the SCA (Slow Control Adapter) ASIC on the LTDB.
II. DESIGN AND TEST
A. Design of the LTDB
The LTDB design have been split into three stages. In
the demonstrator stage, forty 8-channel TI ADC ADS5272
digitize the 320 super cells. Four Kintex-7 FPGA are used to
packing the data and send it to the back-end via 40 of 4.8
Gb/s links. Radiation tolerance of COTS ADCs and power
converters are researched[8][9]. For the pre-prototype, 80 of
the NEVIS ADCs are used, 10 of Xilinx Artix-7 FPGA are
used for data packing and transmission. From the prototype
stage, all of the ADC, serilizer, optical-electric converters are
custom radiation-hard ASICs. Diagram of the LTDB prototype
is shown in the Figure 4.
Fig. 4: Diagram of the LTDB prototype
The prototype board is shown in Figure 5. Analog section
is at the bottom half of board. Digital part is at the top side.
Fig. 5: LTDB prototype
The slow control between FELIX and LTDB are realized
via 5 GBT links. The GBT link is connected to GBTx via
the MTRx module. GBTx supports to output two kinds of
recovered clock: DCLK with better quality and CLKDES with
programmable phase in step of 48.8 ps. For 40MHz, the jitter
in a frequency range from 100 Hz to 5MHz is about 4 ps
for DCLK. For CLKDES, it is about 10 ps. The high quality
DCLK is used as the ADC input clock. On the prototype board,
LOCx2 also uses DCLK. On the pre-production board, the
CLKDES[10] is used to support the phase calibration required
by the LOCx2.
B. Test Setup and Results
To test the LTDB boards, as shown in the test setup of
Figure 6, the PCIe card BNL-711 is developed. This 16-lane
Gen 3 PCIe card can interface the ATLAS TTC system, and
decode the TTC clock and TTC information like BCR. There
are 48 bi-directional optical links which can run up to 14
Gb/s. The two DDR4 modules can support 32 GB buffer with
a speed of up to about 270 Gbps.
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Fig. 6: Test setup for LTDB evaluation
In the test setup, the firmware has 6 bidirectional GBT
links and 40 GTH receiver for the data links from the LTDB.
The low-level software tools from the FELIX project are
used to read and write registers in the Kintex Ultrascale
FPGA on BNL-711. An optimized low latency GBT-FPGA
core is developed to support multi-channel GBT links with
LTDB[11]. The IC/EC API is developed to control the GBTx
and communicate with GBT-SCA chips via the GBT links[12].
With this API, all ASICs on the LTDB can be configured
and calibrated. The high level software is designed to monitor
voltage, current and temperature of the LTDB. Beside the
five GBT links for LTDB, one extra link is connected to the
Xilinx ZC706 evaluation board. This link is used control the
DAC3484 evaluation card, which can generate test super cell
waveform for LTDB. The Xilinx all digital VCXO PICXO[13]
is implemented in ZC706 to synchronize the GBT link to
BNL-711 with system clock from BNL-711. The BNL-711
PCIe card are shown in Figure 7.
Fig. 7: BNL-711 PCIe card for the LTDB test
With this test setup, all functions of the LTDB pre-
production are verified. With the successful testing, two LTDB
pre-production boards are installed on the detector in early
2018. The pedestal and noise distribution of all channels on
one board are shown in the Figure 8 and 9.
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Fig. 8: Pedestal distribution of the 320 channels
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Fig. 9: Std noise distribution of the 320 channels
III. SUMMARY AND OUTLOOK
The new LAr calorimeter trigger readout system is being
designed for the Phase-I upgrade. LTDB is the kernel part
in the front-end. Two LTDB pre-production boards have been
installed on the detector in 2018 successfully. The preliminary
test results show that the total noise level of the crate with
LTDB installed is at the same level of other crates. The
pedestal and noise level of super cells are same with test at
lab. The data taking is ongoing for the LHC Run 2 with the
BNL-711 PCIe card. Full integration with LDPS, FELIX and
level 1 calorimeter trigger system is scheduled in summer of
2018.
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